- Notifications
You must be signed in to change notification settings - Fork 1.6k
/
Copy pathcommon_power.h
888 lines (796 loc) · 18.4 KB
/
common_power.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
/*********************************************************************/
/* Copyright 2009, 2010 The University of Texas at Austin. */
/* All rights reserved. */
/* */
/* Redistribution and use in source and binary forms, with or */
/* without modification, are permitted provided that the following */
/* conditions are met: */
/* */
/* 1. Redistributions of source code must retain the above */
/* copyright notice, this list of conditions and the following */
/* disclaimer. */
/* */
/* 2. Redistributions in binary form must reproduce the above */
/* copyright notice, this list of conditions and the following */
/* disclaimer in the documentation and/or other materials */
/* provided with the distribution. */
/* */
/* THIS SOFTWARE IS PROVIDED BY THE UNIVERSITY OF TEXAS AT */
/* AUSTIN ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, */
/* INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
/* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE */
/* DISCLAIMED. IN NO EVENT SHALL THE UNIVERSITY OF TEXAS AT */
/* AUSTIN OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, */
/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES */
/* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE */
/* GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR */
/* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */
/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT */
/* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT */
/* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE */
/* POSSIBILITY OF SUCH DAMAGE. */
/* */
/* The views and conclusions contained in the software and */
/* documentation are those of the authors and should not be */
/* interpreted as representing official policies, either expressed */
/* or implied, of The University of Texas at Austin. */
/*********************************************************************/
#ifndefCOMMON_POWER
#defineCOMMON_POWER
#definestr(x) #x
#ifdefOS_AIX
#defineXXSPLTD(T,A,z) xxpermdi T, A, A, 0b##z##z
#defineXXMRGHD(T,A,B) xxpermdi T, A, B, 0b00
#defineXXMRGLD(T,A,B) xxpermdi T, A, B, 0b11
#defineXXSWAPD(T,A) xxpermdi T, A, A, 0b10
#defineXVMOVDP(T,A) xvcpsgndp T, A, A
#defineXXSPLTD_S(T,A,z) "xxpermdi " str(T) ", " str(A) ", " str(A) ", 0b" str(z ## z) " \n\t"
#defineXXMRGHD_S(T,A,B) "xxpermdi " str(T) ", " str(A) ", " str(B) ", 0b00 \n\t"
#defineXXMRGLD_S(T,A,B) "xxpermdi " str(T) ", " str(A) ", " str(B) ", 0b11 \n\t"
#defineXXSWAPD_S(T,A) "xxpermdi " str(T) ", " str(A) ", " str(A) ", 0b10 \n\t"
#else
#defineXXSPLTD(T,A,z) xxspltd T, A, z
#defineXXMRGHD(T,A,B) xxmrghd T, A, B
#defineXXMRGLD(T,A,B) xxmrgld T, A, B
#defineXXSWAPD(T,A) xxswapd T, A
#defineXVMOVDP(T,A) xvmovdp T, A
#defineXXSPLTD_S(T,A,z) "xxspltd " str(T) ", " str(A) ", " str(z)" \n\t"
#defineXXMRGHD_S(T,A,B) "xxmrghd " str(T) ", " str(A) ", " str(B)" \n\t"
#defineXXMRGLD_S(T,A,B) "xxmrgld " str(T) ", " str(A) ", " str(B)" \n\t"
#defineXXSWAPD_S(T,A) "xxswapd " str(T) ", " str(A) " \n\t"
#endif
#if defined(POWER8) || defined(POWER9) || defined(POWER10)
#defineMB __asm__ __volatile__ ("eieio":::"memory")
#defineWMB __asm__ __volatile__ ("eieio":::"memory")
#defineRMB __asm__ __volatile__ ("eieio":::"memory")
#else
#defineMB __asm__ __volatile__ ("sync")
#defineWMB __asm__ __volatile__ ("sync")
#defineRMB __asm__ __volatile__ ("sync")
#endif
#defineINLINE inline
#ifdefPPC440
#defineSTDERR stdout
#defineQNONCACHE 0x1
#defineQCOMMS 0x2
#defineQFAST 0x4
#endif
#ifndefASSEMBLER
void*qalloc(intflags, size_tbytes);
staticvoidINLINEblas_lock(volatileunsigned long*address){
long intret, val=1;
do {
while (*address) {YIELDING;};
#if defined(OS_LINUX) || defined(OS_DARWIN)
__asm__ __volatile__ (
"0: lwarx %0, 0, %1\n"
" cmpwi %0, 0\n"
" bne- 1f\n"
" stwcx. %2,0, %1\n"
" bne- 0b\n"
" isync\n"
"1: "
: "=&r"(ret)
: "r"(address), "r" (val)
: "cr0", "memory");
#else
__asm__ __volatile__ (
".machine \"any\"\n"
" lwarx %0, 0, %1\n"
" cmpwi %0, 0\n"
" bne- $+12\n"
" stwcx. %2,0, %1\n"
" bne- $-16\n"
: "=&r"(ret)
: "r"(address), "r" (val)
: "cr0", "memory");
#endif
} while (ret);
}
#defineBLAS_LOCK_DEFINED
staticinlineunsigned longrpcc(void){
unsigned longret;
#ifdefOS_AIX
__asm__ __volatile__(".machine \"any\" ;");
#endif
__asm__ __volatile__ ("mftb %0" : "=r" (ret) : );
#if defined(POWER5) || defined(PPC970)
return (ret << 6);
#else
return (ret << 3);
#endif
}
#defineRPCC_DEFINED
#ifdef__64BIT__
#defineRPCC64BIT
#endif
staticinlineunsigned longgetstackaddr(void){
unsigned longaddr;
__asm__ __volatile__ ("mr %0, 1"
: "=r"(addr) : : "memory");
returnaddr;
};
#if defined(OS_LINUX) || defined(OS_AIX)
#defineGET_IMAGE(res) __asm__ __volatile__("fmr %0, 2" : "=f"(res) : : "memory")
#else
#defineGET_IMAGE(res) __asm__ __volatile__("fmr %0, f2" : "=f"(res) : : "memory")
#defineGET_IMAGE_CANCEL
#endif
#ifdefSMP
staticinlineintblas_quickdivide(blasintx, blasinty){
returnx / y;
}
#endif
#endif
#ifdefASSEMBLER
#ifdefDOUBLE
#defineLFD lfd
#defineLFDX lfdx
#defineLFPDX lfpdx
#defineLFSDX lfsdx
#defineLFXDX lfxdx
#defineLFDU lfdu
#defineLFDUX lfdux
#defineLFPDUX lfpdux
#defineLFSDUX lfsdux
#defineLFXDUX lfxdux
#defineSTFD stfd
#defineSTFDX stfdx
#defineSTFPDX stfpdx
#defineSTFSDX stfsdx
#defineSTFXDX stfxdx
#defineSTFDU stfdu
#defineSTFDUX stfdux
#defineSTFPDUX stfpdux
#defineSTFSDUX stfsdux
#defineSTFXDUX stfxdux
#defineFMADD fmadd
#defineFMSUB fmsub
#defineFNMADD fnmadd
#defineFNMSUB fnmsub
#defineFMUL fmul
#defineFADD fadd
#defineFSUB fsub
#else
#defineLFD lfs
#defineLFDX lfsx
#defineLFPDX lfpsx
#defineLFSDX lfssx
#defineLFXDX lfxsx
#defineLFDU lfsu
#defineLFDUX lfsux
#defineLFPDUX lfpsux
#defineLFSDUX lfssux
#defineLFXDUX lfxsux
#defineSTFD stfs
#defineSTFDX stfsx
#defineSTFPDX stfpsx
#defineSTFSDX stfssx
#defineSTFXDX stfxsx
#defineSTFDU stfsu
#defineSTFDUX stfsux
#defineSTFPDUX stfpsux
#defineSTFSDUX stfssux
#defineSTFXDUX stfxsux
#defineFMADD fmadds
#defineFMSUB fmsubs
#defineFNMADD fnmadds
#defineFNMSUB fnmsubs
#defineFMUL fmuls
#defineFADD fadds
#defineFSUB fsubs
#endif
#ifdef__64BIT__
#defineLDLONG ld
#else
#defineLDLONG lwz
#endif
#ifdefOS_DARWIN
#defineLL(x) L##x
#endif
#ifdefOS_LINUX
#defineLL(x) .L##x
#endif
#ifndefLL
#defineLL(x) __L##x
#endif
#if defined(__64BIT__) && defined(USE64BITINT)
#defineLDINT ld
#elif defined(__64BIT__) && !defined(USE64BITINT)
#defineLDINT lwa
#else
#defineLDINT lwz
#endif
/*
#define DCBT(REGA, REGB, NUM) .long (0x7c00022c | (REGA << 16) | (REGB << 11) | ((NUM) << 21))
#define DCBTST(REGA, REGB, NUM) .long (0x7c0001ec | (REGA << 16) | (REGB << 11) | ((NUM) << 21))
*/
#defineDSTATTR_H(SIZE, COUNT, STRIDE) ((SIZE << 8) | (COUNT))
#defineDSTATTR_L(SIZE, COUNT, STRIDE) (STRIDE)
#if defined(PPC970) || defined(POWER3) || defined(POWER4) || defined(POWER5) || defined(PPCG4)
#defineHAVE_PREFETCH
#endif
#if defined(POWER3) || defined(POWER6) || defined(PPCG4) || defined(CELL) || defined(POWER8) || defined(POWER9) || defined(POWER10) || defined(PPC970)
#defineDCBT_ARG 0
#else
#defineDCBT_ARG 8
#endif
#ifdefCELL
#defineL1_DUALFETCH
#defineL1_PREFETCHSIZE (64 + 128 * 13)
#endif
#if defined(POWER3) || defined(POWER4) || defined(POWER5)
#defineL1_DUALFETCH
#defineL1_PREFETCHSIZE (96 + 128 * 12)
#endif
#if defined(POWER6)
#defineL1_DUALFETCH
#defineL1_PREFETCHSIZE (16 + 128 * 100)
#defineL1_PREFETCH dcbtst
#endif
#if defined(POWER8) || defined(POWER9) || defined(POWER10)
#defineL1_DUALFETCH
#defineL1_PREFETCHSIZE (16 + 128 * 100)
#defineL1_PREFETCH dcbtst
#endif
#
#ifndefL1_PREFETCH
#defineL1_PREFETCH dcbt
#endif
#ifndefL1_PREFETCHW
#defineL1_PREFETCHW dcbtst
#endif
#ifDCBT_ARG==0
#defineDCBT(REGA, REGB) L1_PREFETCH REGB, REGA
#defineDCBTST(REGA, REGB) L1_PREFETCHW REGB, REGA
#else
#defineDCBT(REGA, REGB) L1_PREFETCH DCBT_ARG, REGB, REGA
#defineDCBTST(REGA, REGB) L1_PREFETCHW DCBT_ARG, REGB, REGA
#endif
#ifndefL1_PREFETCHSIZE
#defineL1_PREFETCHSIZE (96 + 128 * 12)
#endif
#if !defined(OS_DARWIN) || defined(NEEDPARAM)
#definef0 0
#definef1 1
#definef2 2
#definef3 3
#definef4 4
#definef5 5
#definef6 6
#definef7 7
#definef8 8
#definef9 9
#definef10 10
#definef11 11
#definef12 12
#definef13 13
#definef14 14
#definef15 15
#definef16 16
#definef17 17
#definef18 18
#definef19 19
#definef20 20
#definef21 21
#definef22 22
#definef23 23
#definef24 24
#definef25 25
#definef26 26
#definef27 27
#definef28 28
#definef29 29
#definef30 30
#definef31 31
#definer0 0
#definer1 1
#definer2 2
#definer3 3
#definer4 4
#definer5 5
#definer6 6
#definer7 7
#definer8 8
#definer9 9
#definer10 10
#definer11 11
#definer12 12
#definer13 13
#definer14 14
#definer15 15
#definer16 16
#definer17 17
#definer18 18
#definer19 19
#definer20 20
#definer21 21
#definer22 22
#definer23 23
#definer24 24
#definer25 25
#definer26 26
#definer27 27
#definer28 28
#definer29 29
#definer30 30
#definer31 31
#definev0 0
#definev1 1
#definev2 2
#definev3 3
#definev4 4
#definev5 5
#definev6 6
#definev7 7
#definev8 8
#definev9 9
#definev10 10
#definev11 11
#definev12 12
#definev13 13
#definev14 14
#definev15 15
#definev16 16
#definev17 17
#definev18 18
#definev19 19
#definev20 20
#definev21 21
#definev22 22
#definev23 23
#definev24 24
#definev25 25
#definev26 26
#definev27 27
#definev28 28
#definev29 29
#definev30 30
#definev31 31
#defineBO_dCTR_NZERO_AND_NOT 0
#defineBO_dCTR_NZERO_AND_NOT_1 1
#defineBO_dCTR_ZERO_AND_NOT 2
#defineBO_dCTR_ZERO_AND_NOT_1 3
#defineBO_IF_NOT 4
#defineBO_IF_NOT_1 5
#defineBO_IF_NOT_2 6
#defineBO_IF_NOT_3 7
#defineBO_dCTR_NZERO_AND 8
#defineBO_dCTR_NZERO_AND_1 9
#defineBO_dCTR_ZERO_AND 10
#defineBO_dCTR_ZERO_AND_1 11
#defineBO_IF 12
#defineBO_IF_1 13
#defineBO_IF_2 14
#defineBO_IF_3 15
#defineBO_dCTR_NZERO 16
#defineBO_dCTR_NZERO_1 17
#defineBO_dCTR_ZERO 18
#defineBO_dCTR_ZERO_1 19
#defineBO_ALWAYS 20
#defineBO_ALWAYS_1 21
#defineBO_ALWAYS_2 22
#defineBO_ALWAYS_3 23
#defineBO_dCTR_NZERO_8 24
#defineBO_dCTR_NZERO_9 25
#defineBO_dCTR_ZERO_8 26
#defineBO_dCTR_ZERO_9 27
#defineBO_ALWAYS_8 28
#defineBO_ALWAYS_9 29
#defineBO_ALWAYS_10 30
#defineBO_ALWAYS_11 31
#defineCR0_LT 0
#defineCR0_GT 1
#defineCR0_EQ 2
#defineCR0_SO 3
#defineCR1_FX 4
#defineCR1_FEX 5
#defineCR1_VX 6
#defineCR1_OX 7
#defineCR2_LT 8
#defineCR2_GT 9
#defineCR2_EQ 10
#defineCR2_SO 11
#defineCR3_LT 12
#defineCR3_GT 13
#defineCR3_EQ 14
#defineCR3_SO 15
#defineCR4_LT 16
#defineCR4_GT 17
#defineCR4_EQ 18
#defineCR4_SO 19
#defineCR5_LT 20
#defineCR5_GT 21
#defineCR5_EQ 22
#defineCR5_SO 23
#defineCR6_LT 24
#defineCR6_GT 25
#defineCR6_EQ 26
#defineCR6_SO 27
#defineCR7_LT 28
#defineCR7_GT 29
#defineCR7_EQ 30
#defineCR7_SO 31
#defineTO_LT 16
#defineTO_GT 8
#defineTO_EQ 4
#defineTO_LLT 2
#defineTO_LGT 1
#defineCR0 0
#defineCR1 1
#defineCR2 2
#defineCR3 3
#defineCR4 4
#defineCR5 5
#defineCR6 6
#defineCR7 7
#definecr0 0
#definecr1 1
#definecr2 2
#definecr3 3
#definecr4 4
#definecr5 5
#definecr6 6
#definecr7 7
#defineVRsave 256
#endif
#defineCTR 9
#defineSP r1
#ifdef__64BIT__
#defineslwi sldi
#definecmpwi cmpdi
#definesrawi sradi
#definemullw mulld
#endif
#ifndefF_INTERFACE
#defineREALNAME ASMNAME
#else
#defineREALNAME ASMFNAME
#endif
#if defined(ASSEMBLER) && !defined(NEEDPARAM)
#if defined(OS_LINUX) || defined(OS_FREEBSD)
#ifndef__64BIT__
#definePROLOGUE \
.section .text;\
.align 6;\
.globl REALNAME;\
.type REALNAME, @function;\
REALNAME:
#defineEPILOGUE .size REALNAME, .-REALNAME
#else
#if_CALL_ELF==2
#definePROLOGUE \
.section .text;\
.align 6;\
.globl REALNAME;\
.type REALNAME, @function;\
REALNAME:
#defineEPILOGUE .size REALNAME, .-REALNAME
#else
#definePROLOGUE \
.section .text;\
.align 5;\
.globl REALNAME;\
.section ".opd","aw";\
.align 3;\
REALNAME:;\
.quad .REALNAME, .TOC.@tocbase, 0;\
.previous;\
.size REALNAME, 24;\
.type .REALNAME, @function;\
.globl .REALNAME;\
.REALNAME:
#defineEPILOGUE \
.long 0 ; \
.byte 0,0,0,1,128,0,0,0 ; \
.size .REALNAME, .-.REALNAME; \
.section .note.GNU-stack,"",@progbits
#endif
#endif
#ifdefPROFILE
#ifndef__64BIT__
#definePROFCODE ;\
.section ".data";\
.align 2;\
.LP3:;\
.long 0;\
.section ".text";\
mflr r0;\
stw r0, 4(SP);\
lis r12, .LP3@ha;\
la r0, .LP3@l(r12);\
bl _mcount;\
lwz r0, 4(SP);\
mtlr r0
#else
#definePROFCODE \
.globl _mcount; \
mflr r0; \
std r0, 16(SP); \
mr r11, SP; \
addi SP, SP, -256; \
std r11, 0(SP); \
std r3, 128(SP); \
std r4, 136(SP); \
std r5, 144(SP); \
std r6, 152(SP); \
std r7, 160(SP); \
std r8, 168(SP); \
std r9, 176(SP); \
std r10, 184(SP); \
stfd f3, 192(SP); \
stfd f4, 200(SP); \
bl ._mcount; \
nop; \
ld r3, 128(SP);\
ld r4, 136(SP);\
ld r5, 144(SP);\
ld r6, 152(SP);\
ld r7, 160(SP);\
ld r8, 168(SP);\
ld r9, 176(SP);\
ld r10, 184(SP);\
lfd f3, 192(SP);\
lfd f4, 200(SP);\
addi SP, SP, 256;\
ld r0, 16(SP);\
mtlr r0
#endif
#else
#definePROFCODE
#endif
#endif
#ifOS_AIX
#ifndef__64BIT__
#definePROLOGUE \
.machine "any";\
.toc;\
.globl .REALNAME;\
.globl REALNAME;\
.csect REALNAME[DS],3;\
REALNAME:;\
.long .REALNAME, TOC[tc0], 0;\
.csect .text[PR],5;\
.REALNAME:
#defineEPILOGUE \
_section_.text:;\
.csect .data[RW],4;\
.long _section_.text;
#else
#definePROLOGUE \
.machine "any";\
.toc;\
.globl .REALNAME;\
.globl REALNAME;\
.csect REALNAME[DS],3;\
REALNAME:;\
.llong .REALNAME, TOC[tc0], 0;\
.csect .text[PR], 5;\
.REALNAME:
#defineEPILOGUE \
_section_.text:;\
.csect .data[RW],4;\
.llong _section_.text;
#endif
#definePROFCODE
#endif
#ifdefOS_DARWIN
#ifndef__64BIT__
.macroPROLOGUE
.section__TEXT,__text,regular,pure_instructions
.section__TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.machineppc
.text
.align4
.globlREALNAME
REALNAME:
.endmacro
#else
.macroPROLOGUE
.section__TEXT,__text,regular,pure_instructions
.section__TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.machineppc64
.text
.align4
.globlREALNAME
REALNAME:
.endmacro
#endif
#ifndefPROFILE
#definePROFCODE
#defineEPILOGUE .subsections_via_symbols
#else
#ifndef__64BIT__
.macroPROFCODE
mflrr0
stwr0, 8(SP)
addiSP, SP, -64
stwSP, 0(SP)
stwr3, 12(SP)
stwr4, 16(SP)
stwr5, 20(SP)
stwr6, 24(SP)
stwr7, 28(SP)
stwr8, 32(SP)
stwr9, 36(SP)
stwr10, 40(SP)
stfdf1, 48(SP)
stfdf2, 56(SP)
mrr3, r0
blLmcount$stub
nop
lwzr3, 12(SP)
lwzr4, 16(SP)
lwzr5, 20(SP)
lwzr6, 24(SP)
lwzr7, 28(SP)
lwzr8, 32(SP)
lwzr9, 36(SP)
lwzr10, 40(SP)
lfdf1, 48(SP)
lfdf2, 56(SP)
addiSP, SP, 64
lwzr0, 8(SP)
mtlrr0
.endmacro
.macroEPILOGUE
.section__TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.align5
Lmcount$stub:
.indirect_symbolmcount
mflrr0
bcl20,31,L00000000001$spb
L00000000001$spb:
mflrr11
addisr11,r11,ha16(Lmcount$lazy_ptr-L00000000001$spb)
mtlrr0
lwzur12,lo16(Lmcount$lazy_ptr-L00000000001$spb)(r11)
mtctrr12
bctr
.lazy_symbol_pointer
Lmcount$lazy_ptr:
.indirect_symbolmcount
.long dyld_stub_binding_helper
.subsections_via_symbols
.endmacro
#else
.macroPROFCODE
mflrr0
stdr0, 16(SP)
addiSP, SP, -128
stdSP, 0(SP)
stdr3, 24(SP)
stdr4, 32(SP)
stdr5, 40(SP)
stdr6, 48(SP)
stdr7, 56(SP)
stdr8, 64(SP)
stdr9, 72(SP)
stdr10, 80(SP)
stfdf1, 88(SP)
stfdf2, 96(SP)
mrr3, r0
blLmcount$stub
nop
ldr3, 24(SP)
ldr4, 32(SP)
ldr5, 40(SP)
ldr6, 48(SP)
ldr7, 56(SP)
ldr8, 64(SP)
ldr9, 72(SP)
ldr10, 80(SP)
lfdf1, 88(SP)
lfdf2, 86(SP)
addiSP, SP, 128
ldr0, 16(SP)
mtlrr0
.endmacro
.macroEPILOGUE
.data
.section__TEXT,__picsymbolstub1,symbol_stubs,pure_instructions,32
.align5
Lmcount$stub:
.indirect_symbolmcount
mflrr0
bcl20,31,L00000000001$spb
L00000000001$spb:
mflrr11
addisr11,r11,ha16(Lmcount$lazy_ptr-L00000000001$spb)
mtlrr0
ldr12,lo16(Lmcount$lazy_ptr-L00000000001$spb)(r11)
mtctrr12
bctr
.lazy_symbol_pointer
Lmcount$lazy_ptr:
.indirect_symbolmcount
.quaddyld_stub_binding_helper
.subsections_via_symbols
.endmacro
#endif
#endif
#endif
#endif
#endif
#defineHALTmfsprr0, 1023
#if defined(OS_LINUX) || defined(OS_FREEBSD)
#if defined(PPC440) || defined(PPC440FP2)
#undefMAX_CPU_NUMBER
#defineMAX_CPU_NUMBER1
#endif
#if !defined(__64BIT__) && !defined(PROFILE) && !defined(PPC440) && !defined(PPC440FP2)
#defineSTART_ADDRESS (0x0b000000UL)
#else
#defineSEEK_ADDRESS
#endif
#endif
#ifdefOS_AIX
#ifndef__64BIT__
#defineSTART_ADDRESS (0xf0000000UL)
#else
#defineSEEK_ADDRESS
#endif
#endif
#ifdefOS_DARWIN
#defineSEEK_ADDRESS
#endif
#if defined(PPC440)
#defineBUFFER_SIZE ( 2 << 20)
#elif defined(PPC440FP2)
#defineBUFFER_SIZE ( 16 << 20)
#elif defined(POWER6) || defined(POWER8) || defined(POWER9) || defined(POWER10)
#defineBUFFER_SIZE ( 64 << 22)
#else
#defineBUFFER_SIZE ( 16 << 20)
#endif
#ifdefDYNAMIC_ARCH
#undefBUFFER_SIZE
#defineBUFFER_SIZE (64 << 22)
#endif
#ifndefPAGESIZE
#definePAGESIZE ( 4 << 10)
#endif
#defineHUGE_PAGESIZE (16 << 20)
#defineBASE_ADDRESS (START_ADDRESS-BUFFER_SIZE*MAX_CPU_NUMBER)
#ifndefMAP_ANONYMOUS
#defineMAP_ANONYMOUSMAP_ANON
#endif
#if defined(OS_LINUX) || defined(OS_FREEBSD)
#ifndef__64BIT__
#defineFRAMESLOT(X) (((X) *4) +8)
#else
#if_CALL_ELF==2
#defineFRAMESLOT(X) (((X) * 8) + 96)
#else
#defineFRAMESLOT(X) (((X) * 8) + 112)
#endif
#endif
#endif
#if defined(OS_AIX) || defined(OS_DARWIN)
#ifndef__64BIT__
#defineFRAMESLOT(X) (((X) * 4) + 56)
#else
#defineFRAMESLOT(X) (((X) * 8) + 112)
#endif
#endif
#endif